

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/801,933	03/16/2004	Akiyoshi Aoyagi	9319S-000670	9319S-000670 2339	
27572	7590 12/28/2005		EXAMINER		
HARNESS, DICKEY & PIERCE, P.L.C.			SANDVIK, BENJAMIN P		
P.O. BOX 828 BLOOMFIEL	D HILLS, MI 48303		ART UNIT	PAPER NUMBER	
	-,		2826		
		•	DATE MAILED: 12/28/200	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

AK
$\neg 1 \bigcirc$

U.S. Patent and Trademark Office PTOL-326 (Rev. 7-05) Office Ac	ction Summary	Part of Paper No./Mail Date 3				
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:					
application from the International Bureau * See the attached detailed Office action for a list	(PCT Rule 17.2(a)).	-				
 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage 						
1. Certified copies of the priority documents						
12) ☐ Acknowledgment is made of a claim for foreign a) ☐ All b) ☐ Some * c) ☐ None of:	priority under 35 U.S.C. § 119(a))-(d) or (f).				
Priority under 35 U.S.C. § 119						
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Ex	- · · · · · · · · · · · · · · · · · · ·					
Applicant may not request that any objection to the						
10)☐ The drawing(s) filed on is/are: a)☐ acc	epted or b) objected to by the i	Examiner.				
9) The specification is objected to by the Examine	r.					
Application Papers						
8) Claim(s) are subject to restriction and/o	r election requirement.					
7) Claim(s) is/are objected to.						
5) Claim(s) is/are allowed. 6) Claim(s) <u>1,3-5,8 and 10-13</u> is/are rejected.						
4a) Of the above claim(s) <u>2,6,7,9 and 14-17</u> is/s	are withdrawn from consideration					
4)⊠ Claim(s) <u>1-17</u> is/are pending in the application.						
Disposition of Claims						
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.				
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
1)⊠ Responsive to communication(s) filed on <u>26 Secondary</u>	entember 2005					
Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status						
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING D/ - Extensions of time may be available under the provisions of 37 CFR 1.1: after SIX (6) MONTHS from the mailing date of this communication If NO period for reply is specified above, the maximum statutory period v - Failure to reply within the set or extended period for reply will, by statute	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tirr vill apply and will expire SIX (6) MONTHS from	N. nely filed the mailing date of this communication.				
Period for Reply		,				
The MAILING DATE of this communication app	Ben P. Sandvik	2826				
Office Action Summary	Examiner	Art Unit				
	10/801,933	AOYAGI, AKIYOSHI				
	Application No.	Applicant(s)				

DETAILED ACTION

Response to Arguments

Applicant's arguments with respect to claims 1, 3-5, 8, 10, 11, and 13 have been considered but are most in view of the new ground(s) of rejection.

Applicant's arguments with respect to claim 12 have been fully considered but they are not persuasive. The arguments are referenced to Fig 3 in Degani, but the rejection is being made in view of Fig. 6 in Degani.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1, 3-5, 8, 10, 11, an 13 are rejected under 35 U.S.C. 102(e) as being anticipated by Nishimura et al (U.S. Patent #6781241).

With respect to **claims 1 and 13**, Nishimura teaches a first carrier substrate (Fig. 6, 1b); a first semiconductor chip mounted face down on the first carrier substrate (Fig. 6, 3b); a second semiconductor chip mounted face down on a reverse face of the first carrier substrate (Fig. 6, 3f); a second carrier substrate (Fig. 6, 1a); a third semiconductor chip mounted on the second carrier

substrate (Fig. 6, 3c); and protruding electrodes connecting the second carrier substrate to the first carrier substrate so that the second carrier substrate is held above the first semiconductor chips (Fig. 6, 7); wherein the third semiconductor chin comprises a structure in which a plurality of chips are stacked (Fig. 6, 3c and 3d).

Page 3

With respect to **claim 3**, Nishimura teaches a sealant for sealing the third semiconductor chip (Fig. 6, 2).

With respect to **claim 4**, Nishimura teaches a sealant comprising molded resin (Col 7 Ln 29).

With respect to **claim 5**, Nishimura teaches that a position of a sidewall of the sealant coincides with a sidewall of the second carrier substrate (Fig. 6, 1a and 2).

With respect to **claim 8**, Nishimura teaches that the first carrier substrate comprises a flip-chip mounted ball grid array (Fig. 6, 8), and that the second carrier substrate comprises a mold-sealed ball grid array (Fig. 6, 9).

With respect to **claim 10**, Nishimura teaches that the third semiconductor chip comprises a structure in which a plurality of chips is arranged in parallel on the second carrier substrate (Fig. 6, 3c and 3d).

With respect to **claim 11**, Nishimura teaches a first carrier substrate (Fig. 6, 1b); a first semiconductor chip mounted face down on at least one face of the first carrier substrate (Fig. 6, 3b); a second carrier substrate (Fig. 6, 1a); a second semiconductor chip mounted on the second carrier substrate (Fig. 6, 3a);

Art Unit: 2826

a third semiconductor chip mounted on a reverse face of the second carrier substrate (Fig. 6, 3c), and protruding electrodes bonding the second carrier substrate to the first carrier substrate (Fig. 6, 7); wherein the third semiconductor chip comprises a structure in which a plurality of chips are stacked (Fig. 6, 3c and 3d).

Claim 12 is rejected under 35 U.S.C. 102(e) as being anticipated by Degani et al (U.S. PG Pub #20020079568).

With respect to **claim 12**, Degani teaches a carrier substrate (Fig. 6, 76), a first semiconductor chip mounted face down on the carrier substrate (Fig. 6, 75), a second semiconductor chip mounted face down on a reverse face of the carrier substrate (Fig. 6, 74), a third semiconductor chip on which re-arrangement wiring line layers are formed on surfaces where electrode pads are formed (Fig. 7, 91, 93, 94), and protruding electrodes connecting the third semiconductor chip to the carrier substrate so that the third semiconductor chip is held above the first semiconductor chip (Fig. 7, 92).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ben P. Sandvik whose telephone number is (571) 272-8446. The examiner can normally be reached on Mon-Fri.

Art Unit: 2826

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn can be reached on (571) 272-1915. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

bps